Claudine Wong is a patent associate in the firm’s Palo Alto office.

Prior to joining K&L Gates, Ms. Wong spent 15 years working in the Silicon Valley semiconductor industry, as a pre-silicon design verification engineer. She is well-versed in multiple programming and scripting languages, and has extensive background in verification methodology, testbench design, complex algorithms, and tool workflows.